The memory segmentation and selection circuit includes an EPROM and a RAM. 회로는 EPROM 및 RAM의 구성을 제어합니다. In a preferred embodiment, EPROM contains kbytes of which kbytes are available and RAM contains kbytes of which kbytes are available.