The control line assumes a logic state of approximately. 볼트의 로직 상태를 가정합니다. In this case the instruction bus remains TTL compatible whereas the X bus and the Y bus are four levels, five states, each containing wires plus a parity wire providing data bits plus two parity bits each.